



Product Summary


- V_{DS} -30V
- I_D -40A
- $R_{DS(ON)}$ (at $V_{GS}=-20V$) <13mohm
- $R_{DS(ON)}$ (at $V_{GS}=-10V$) <15mohm
- $R_{DS(ON)}$ (at $V_{GS}=-4.5V$) <25mohm

General Description


- Trench Power LV MOSFET technology
- High density cell design for Low $R_{DS(ON)}$
- High Speed switching

Applications

- Battery protection
- Power management
- Load switch



PDFN 3*3-8L



Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

| Parameter | | Symbol | Maximum | Unit |
|--|---------------------------------------|-----------------|----------|---------------------------|
| Drain-source Voltage | | V_{DS} | -30 | V |
| Gate-source Voltage | | V_{GS} | ± 25 | V |
| Drain Current | $T_A=25^\circ\text{C}$ @ Steady State | I_D | -40 | A |
| | $T_A=70^\circ\text{C}$ @ Steady State | | -33 | |
| Pulsed Drain Current ^A | | I_{DM} | -160 | A |
| Single Pulse Avalanche Energy @ $L=0.5\text{mH}^B$ | | E_{AS} | 72 | mJ |
| Total Power Dissipation @ $T_A=25^\circ\text{C}^C$ | | P_D | 32 | W |
| Thermal Resistance Junction-to-Ambient @ Steady State ^D | | $R_{\theta JC}$ | 4.0 | $^\circ\text{C}/\text{W}$ |
| Junction and Storage Temperature Range | | T_J, T_{STG} | -55~+150 | $^\circ\text{C}$ |

Ordering Information (Example)

| PREFERRED P/N | PACKING CODE | Marking | MINIMUM PACKAGE(pcs) | INNER BOX QUANTITY(pcs) | OUTER CARTON QUANTITY(pcs) | DELIVERY MODE |
|---------------|--------------|---------|----------------------|-------------------------|----------------------------|---------------|
| LXP38F30V | F1 | 40P03 | 5000 | 10000 | 50000 | 13"reel |



Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
|-----------------------------------|--------------|--|------|------|-----------|------------|
| Static Parameter | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{GS}=0V, I_D=-250\mu A$ | -30 | | | V |
| Zero Gate Voltage Drain Current | I_{BSS} | $V_{DS}=-30V, V_{GS}=0V, T_C=25^\circ\text{C}$ | | | -1 | μA |
| Gate-Body Leakage Current | I_{GBSS} | $V_{GS}=\pm 25V, V_{DS}=0V$ | | | ± 100 | nA |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS}=V_{GS}, I_D=-250\mu A$ | -1.2 | -1.8 | -2.8 | V |
| Static Drain-Source On-Resistance | $R_{DS(on)}$ | $V_{GS}=-20V, I_D=-20A$ | | 8.6 | 13 | m Ω |
| | | $V_{GS}=-10V, I_D=-15A$ | | 9.8 | 15 | |
| | | $V_{GS}=-6.0V, I_D=-12A$ | | 12.1 | 22 | |
| | | $V_{GS}=-4.5V, I_D=-10A$ | | 15.5 | 25 | |
| Diode Forward Voltage | V_{SD} | $I_S=-20A, V_{GS}=0V$ | | | -1.2 | V |
| Dynamic Parameters | | | | | | |
| Input Capacitance | C_{iss} | $V_{DS}=-15V, V_{GS}=0V, f=1\text{MHZ}$ | | 2152 | | pF |
| Output Capacitance | C_{oss} | | | 308 | | |
| Reverse Transfer Capacitance | C_{rss} | | | 242 | | |
| Gate Resistance | R_g | $f=1\text{MHZ}$ | | | 20 | Ω |
| Switching Parameters | | | | | | |
| Total Gate Charge | Q_g | $V_{GS}=-10V, V_{DS}=-15V, I_D=-12A$ | | 40.1 | | nC |
| Gate Source Charge | Q_{gs} | | | 8.4 | | |
| Gate Drain Charge | Q_{gd} | | | 8.6 | | |
| Reverse Recovery Charge | Q_{rr} | $I_F=-12A, di/dt=100A/\mu s$ | | 7.8 | | ns |
| Reverse Recovery Time | t_{rr} | | | 18 | | |
| Turn-on Delay Time | $t_{D(on)}$ | $V_{GS}=-10V, V_{DD}=-15V, I_D=-1A, R_{GEN}=2.5\Omega$ | | 8 | | ns |
| Turn-on Rise Time | t_r | | | 19 | | |
| Turn-off Delay Time | $t_{D(off)}$ | | | 75 | | |
| Turn-off Fall Time | t_f | | | 46 | | |

A. Pulse Test: Pulse Width $\leq 300\mu s$, Duty cycle $\leq 2\%$.

B. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge




Figure 7. Safe Operation Area




Figure 8. Maximum Continuous Drain Current vs Case Temperature










Figure 9. Normalized Maximum Transient Thermal Impedance





Resistive Switching Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms




Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

PDFN 3 * 3 - 8L Package Outline Dimensions



DIMENSIONS (unit : mm)

| Symbol | Min | Typ | Max | Symbol | Min | Typ | Max |
|--------|---------|------|------|--------|------|------|------|
| A | 0.70 | 0.79 | 0.9 | b | 0.25 | 0.30 | 0.4 |
| C | 0.10 | 0.15 | 0.25 | D | 3.15 | 3.30 | 3.45 |
| D1 | 2.90 | 3.05 | 3.20 | D2 | 1.63 | 1.77 | 1.93 |
| D3 | -- | 0.13 | -- | E | 3.15 | 3.30 | 3.40 |
| E1 | 3.00 | 3.15 | 3.20 | E2 | 2.30 | 2.45 | 2.60 |
| e | 0.65BSC | | | H | 0.30 | 0.39 | 0.50 |
| L | 0.30 | 0.40 | 0.50 | L1 | -- | 0.13 | -- |
| theta | -- | 10° | 12° | M | - | - | 0.15 |