



### Product Summary

- $V_{DS}$  30 V
- $I_D$  30 A
- $R_{DS(ON)}$ ( at  $V_{GS}= 10V$ ) Typ 10 mohm
- $R_{DS(ON)}$ ( at  $V_{GS}= 4.5V$ ) Typ 15mohm
- 100% UIS Tested
- 100%  $\nabla V_{DS}$  Tested


### General Description

- Trench Power LV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$


### Applications

- High current load applications
- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

### DFN3X3-8 Pin Configuration



### Schematic Diagram



### pin assignment



### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	30	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current	$I_D$	$T_C=25^\circ\text{C}$	30
		$T_C=100^\circ\text{C}$	15
Pulsed Drain Current <sup>A</sup>	$I_{DM}$	70	A
Single Pulse Avalanche Energy <sup>B</sup>	$E_{AS}$	19	mJ
Total Power Dissipation	$T_C=25^\circ\text{C}$	$P_D$	12
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	6.0	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction-to-ambient	$R_{\theta JA}$	40	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~+150	$^\circ\text{C}$

### Ordering Information (Example)

PREFERED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
LX38F30N30C	F1		5000	10000	100000	13" reel




**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	30			V
Zero Gate Voltage Drain Current	$I_{BSS}$	$V_{DS}=30V, V_{GS}=0V$			1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}= \pm 20V, V_{DS}=0V$			$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=15A$		10	14	m $\Omega$
		$V_{GS}=4.5V, I_D=10A$		15	21	
Diode Forward Voltage	$V_{SD}$	$I_S=12A, V_{GS}=0V$		0.85	1.2	V
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$		3851		pF
Output Capacitance	$C_{oss}$			444		
Reverse Transfer Capacitance	$C_{rss}$			316		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{GS}=4.5V, V_{DS}=10V, I_D=20A$		45.3		nC
Gate-Source Charge	$Q_{gs}$			7.5		
Gate-Drain Charge	$Q_{gd}$			11.1		
Reverse Recovery Charge	$Q_{rr}$	$I_F=20A, di/dt=100A/\mu s$		6.9		ns
Reverse Recovery Time	$t_{rr}$			27		
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=4.5V, V_{DD}=10V, R_L=0.5\Omega, R_{GEN}=3\Omega$		22		ns
Turn-on Rise Time	$t_r$			107		
Turn-off Delay Time	$t_{D(off)}$			86		
Turn-off fall Time	$t_f$			115		


A. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ .

B.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.


**Typical Performance Characteristics**




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance vs. Drain Current and Gate Voltage**



**Figure 4. On-Resistance vs. Junction Temperature**



**Figure 5. Capacitance Characteristics**



**Figure 6. Gate Charge**




Figure 7. Safe Operation Area




Figure 8. Maximum Continuous Drain Current vs Case Temperature









Figure 9. Normalized Maximum Transient Thermal Impedance





**Resistive Switching Test Circuit & Waveforms**




**Diode Recovery Test Circuit & Waveforms**




**Gate Charge Test Circuit & Waveform**



**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**



**PDFN3\*3-8L Package Out line Dimensions**



**DIMENSIONS** (unit : mm)

Symbol	Min	Typ	Max	Symbol	Min	Typ	Max
<b>A</b>	0.70	0.79	0.9	<b>b</b>	0.25	0.30	0.4
<b>C</b>	0.10	0.15	0.25	<b>D</b>	3.15	3.30	3.45
<b>D1</b>	2.90	3.05	3.20	<b>D2</b>	1.63	1.77	1.93
<b>D3</b>	--	0.13	--	<b>E</b>	3.15	3.30	3.40
<b>E1</b>	3.00	3.15	3.20	<b>E2</b>	2.30	2.45	2.60
<b>e</b>	0.65BSC			<b>H</b>	0.30	0.39	0.50
<b>L</b>	0.30	0.40	0.50	<b>L1</b>	--	0.13	--
<b>theta</b>	--	10°	12°	<b>M</b>	-	-	0.15