

### Product Summary

- $V_{DS}$  100V
- $I_D$  70A
- $R_{DS(ON)}$ ( at  $V_{GS}=10V$ ) Typ 6.6 mohm
- 100% EAS Tested
- 100%  $\nabla V_{DS}$  Tested


### General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$
- Moisture Sensitivity Level 3
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

### Applications

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

### PDFN5x6-8L



### Absolute Maximum Ratings( $T_A=25^{\circ}C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	100	V
Gate-source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	$T_c=25^{\circ}C$	$I_D$	70	A
	$T_c=100^{\circ}C$		42	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	260	A
Avalanche energy <sup>B</sup>		EAS	200	mJ
Total Power Dissipation <sup>C</sup>	$T_c=25^{\circ}C$	$P_D$	100	W
	$T_c=100^{\circ}C$		38	
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+150	$^{\circ}C$

### Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient <sup>D</sup>	$t \leq 10S$	$R_{\theta JA}$	15	20	$^{\circ}C/W$
Thermal Resistance Junction-to-Ambient <sup>D</sup>	Steady-State		40	50	
Thermal Resistance Junction-to-Case	Steady-State		$R_{\theta JC}$	1.05	

### Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
LX5060D70N100	F1		5000	10000	100000	13" reel



**Electrical Characteristics ( $T_J=25^{\circ}\text{C}$  unless otherwise noted)**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$			1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$			$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	2.8	4.0	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$		6	8	m $\Omega$
Diode Forward Voltage	$V_{SD}$	$I_S=20A, V_{GS}=0V$			1.3	V
Maximum Body-Diode Continuous Current	$I_S$				70	A
Gate resistance	$R_G$	$f=1\text{MHz}$ , Open drain		0.68		$\Omega$
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=50V, V_{GS}=0V, f=1\text{MHz}$		2431		pF
Output Capacitance	$C_{oss}$			715		
Reverse Transfer Capacitance	$C_{rss}$			32		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{GS}=10V, V_{DS}=50V, I_D=25A$		36		nC
Gate-Source Charge	$Q_{gs}$			9		
Gate-Drain Charge	$Q_{gd}$			5		
Reverse Recovery Charge	$Q_{rr}$	$I_F=20A, di/dt=100A/\mu s$		84		ns
Reverse Recovery Time	$t_{rr}$			51.8		
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=10V, V_{DD}=50V, I_{DS}=25A$ $R_{GEN}=2.2\Omega$		51		ns
Turn-on Rise Time	$t_r$			14.5		
Turn-off Delay Time	$t_{D(off)}$			69		
Turn-off fall Time	$t_f$			20.7		

A. Repetitive rating; pulse width limited by max. junction temperature.

B.  $T_J=25^{\circ}\text{C}$ ,  $V_{DD}=55V$ ,  $V_G=10V$ ,  $R_G=25\Omega$ ,  $L=1\text{mH}$ ,  $I_{AS}=20A$ .

C.  $P_d$  is based on max. junction temperature, using junction-case thermal resistance.

D. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}\text{C}$ . The Power dissipation PDSM is based on  $R_{\theta JA} \leq 10s$  and the maximum allowed junction temperature of  $150^{\circ}\text{C}$ . The value in any given application depends on the user's specific board design.

**Typical Performance Characteristics**




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Gate to Source Voltage




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8.Safe Operation Area






Figure9.Normalized Maximum Transient thermal impedance

**PDFN5x6-8L Package Information**



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		



Note:  
1. Controlling dimension: in millimeters.  
2. General tolerance: +/-0.10mm.  
3. The pad layout is for reference purposes only.