



General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 30A, 500V, $R_{DS(on)typ.} = 0.17\Omega @ V_{GS} = 10V$
- Advanced planar process
- Low gate charge minimize switching loss
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

PACKAGE



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	LX3P30N500	Units
V_{DSS}	Drain – Source Voltage	500	V
I_D	Drain Current	Continuous ($T_C = 25^\circ\text{C}$)	30*
		Continuous ($T_C = 100^\circ\text{C}$)	17*
I_{DM}	Drain Current - Pulsed (Note 1)	105	A
V_{GSS}	Gate – Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	2227	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	5.0	V/ns
P_D	Power Dissipation ($T_C = 25^\circ\text{C}$) -Derate above 25°C	300	W
		2.4	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes 1/8" from case for 5 seconds	300	$^\circ\text{C}$

*Drain current limited by maximum junction temperature.



Thermal characteristics

Symbol	Parameter	LX3P30N500	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.42	$^{\circ}C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	50	$^{\circ}C/W$

Electrical Characteristics $T_c = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain – Source Breakdown Voltage	$V_{GS} = 0 V, I_D = 250 \mu A$	500	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to $25^{\circ}C$	--	0.5	--	$V/^{\circ}C$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500 V, V_{GS} = 0 V$	--	--	1	μA
		$V_{DS} = 400 V, T_c = 125^{\circ}C$	--	--	100	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30 V, V_{DS} = 0 V$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 V, V_{DS} = 0 V$	--	--	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source on-Resistance	$V_{GS} = 10 V, I_D = 15 A$	--	0.17	0.21	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 25 V, I_D = 15 A$ (Note4)	--	32	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz$	--	4050	--	pF
C_{oss}	Output Capacitance		--	445	--	pF
C_{rss}	Reverse Transfer Capacitance		--	80	--	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 250 V, I_D = 30.0 A, R_G = 10 \Omega, V_{GS} = 10 V$ (Note 4,5)	--	32	--	ns
t_r	Turn-On Rise Time		--	105	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	95.5	--	ns
t_f	Turn-Off Fall Time		--	67.5	--	ns
Q_g	Total Gate Charge	$V_{DS} = 400 V, I_D = 30.0 A, V_{GS} = 10 V$ (Note 4,5)	--	80	--	nC
Q_{gs}	Gate-Source Charge		--	22	--	nC
Q_{gd}	Gate-Drain Charge		--	23	--	nC
Drain - Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	30	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	105	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = 30.0 A$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0 V, I_S = 30.0 A$	--	530	--	ns
Q_{rr}	Reverse Recovery Charge	$di/dt = 100 A/\mu s$ (Note 4)	--	4.5	--	μC

Notes:

1. Repetitive Rating : Pulsed width limited by maximum junction temperature
2. $L = 4.5mH, I_{AS} = 30A, V_{DD} = 50V, R_G = 25\Omega$, Starting $T_J = 25^{\circ}C$
3. $I_{SD} \leq 20.0A, di/dt \leq 200A/\mu s, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^{\circ}C$
4. Pulsed Test : Pulsed width $\leq 300\mu s$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-2. Maximum Safe Operating Area for JFAM30N50E




Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics








Figure 11-2. Transient Thermal Response Curve for JFAM30N50E



Test Circuit & Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms

Test Circuit & Waveform



Peak Diode Recovery dv/dt Test Circuit & Waveforms

TO-3P PACKAGE OUTLINE



注：1.带*的为检验尺寸。
2.未注公差为0.1mm

符号	单位: mm		
	Min	Nor	Max
*A	4.75	4.80	4.85
*B	2.95	3.00	3.05
*C	0.585	0.600	0.615
*D	5.35	5.45	5.55
*E	15.55	15.60	15.65
*F	1.508	1.500	1.492
G1	7.90	8.00	8.10
G2	13.50	13.60	13.70
G3	10.90	11.00	11.10
b		1.00	
*b1		2.00	
*L	20.00	20.10	20.20
*H	14.80	14.90	15.00
*H1	4.90	5.00	5.10
H2	6.10	6.20	6.30
H3	8.90	9.00	9.10
H4	3.40	3.50	3.60
H5	2.90	3.00	3.10
H6	12.66	12.76	12.86
ΦP		7.00	
* $\Phi P1$		3.20	
* $\Phi P2$		3.50	
$\Phi P3$		1.50	
$\theta 1$	6°	7°	8°
$\theta 2$	6°	7°	8°
$\theta 3$	2°	3°	4°
*Q	1.33	1.38	1.43
R		1.00	